هذه الصفحة متاحة أيضًا باللغة العربية.
التبديل إلى العربيةEsta página también está disponible en español.
Cambiar a españolCette page est également disponible en français.
Passer en françaisBu sayfa Türkçe olarak da mevcut.
Türkçe sürüme geçBusinessWORLD
Artificial intelligenceChips and semiconductors
Researchers introduce PACT, a system for LoRA fine-tuning on consumer GPUs that uses native NVFP4 matrix operations for frozen projections. The paper also addresses memory spent on activations and the cost of quantizing and dequantizing data.
Researchers introduce PACT, a system for LoRA fine-tuning on consumer GPUs that uses native NVFP4 matrix operations for frozen projections. The paper also addresses memory spent on activations and the cost of quantizing and dequantizing data.
The work targets computation and memory bottlenecks during fine-tuning. It is a preprint describing an evaluated system, not a new GPU or a guarantee that every consumer setup will achieve the same results.
Language editions
BusinessEvent / data period:
At the BUILD 2026 conference, the communications minister cited power, connectivity, cloud access and advanced chips as constraints on local AI growth.
BusinessEvent / data period:
The Canadian AI-chip company says it will use the new funding to scale Galaxy servers and advance processor technology it licenses to customers.
BusinessEvent / data period:
Researchers from Ottawa, Columbia and Hanyang reviewed post-CMOS materials and device approaches for artificial neurons; the work is a literature review, not a new chip prototype.
A multilingual perspective on the global economy.
